KiCad PCB EDA Suite
Loading...
Searching...
No Matches
drc_test_provider_misc.cpp
Go to the documentation of this file.
1/*
2 * This program source code file is part of KiCad, a free EDA CAD application.
3 *
4 * Copyright The KiCad Developers.
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, you may find one here:
18 * http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
19 * or you may search the http://www.gnu.org website for the version 2 license,
20 * or you may write to the Free Software Foundation, Inc.,
21 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
22 */
23
25#include <drc/drc_engine.h>
26#include <drc/drc_item.h>
27#include <drc/drc_rule.h>
30#include <collectors.h>
31#include <pcb_shape.h>
32#include <pad.h>
33#include <pcb_track.h>
34
37
38#include <limits>
41
42/*
43 Miscellaneous tests:
44
45 - DRCE_DISABLED_LAYER_ITEM, ///< item on a disabled layer
46 - DRCE_INVALID_OUTLINE, ///< invalid board outline
47 - DRCE_UNRESOLVED_VARIABLE,
48 - DRCE_ASSERTION_FAILURE, ///< user-defined assertions
49 - DRCE_GENERIC_WARNING ///< user-defined warnings
50 - DRCE_GENERIC_ERROR ///< user-defined errors
51 - DRCE_MISSING_TUNING_PROFILES ///< tuning profile for netc lass not defined
52*/
53
54static void findClosestOutlineGap( BOARD* aBoard, PCB_SHAPE*& aItemA, PCB_SHAPE*& aItemB,
55 VECTOR2I& aMidpoint, int& aDistance )
56{
58 items.Collect( aBoard, { PCB_SHAPE_T } );
59
60 std::vector<PCB_SHAPE*> shapes;
61
62 for( int ii = 0; ii < items.GetCount(); ++ii )
63 {
64 PCB_SHAPE* shape = static_cast<PCB_SHAPE*>( items[ii] );
65
66 if( shape->GetLayer() == Edge_Cuts )
67 shapes.push_back( shape );
68 }
69
70 int best = std::numeric_limits<int>::max();
71 VECTOR2I bestA;
72 VECTOR2I bestB;
73
74 for( size_t ii = 0; ii < shapes.size(); ++ii )
75 {
76 std::shared_ptr<SHAPE> shapeA = shapes[ii]->GetEffectiveShape();
77
78 for( size_t jj = ii + 1; jj < shapes.size(); ++jj )
79 {
80 std::shared_ptr<SHAPE> shapeB = shapes[jj]->GetEffectiveShape();
81 VECTOR2I ptA;
82 VECTOR2I ptB;
83
84 if( shapeA && shapeB && shapeA->NearestPoints( shapeB.get(), ptA, ptB ) )
85 {
86 int dist = ( ptA - ptB ).EuclideanNorm();
87
88 if( dist < best )
89 {
90 best = dist;
91 bestA = ptA;
92 bestB = ptB;
93 aItemA = shapes[ii];
94 aItemB = shapes[jj];
95 }
96 }
97 }
98 }
99
100 if( aItemA && aItemB )
101 {
102 aDistance = best;
103 aMidpoint = ( bestA + bestB ) / 2;
104 }
105 else
106 {
107 aDistance = 0;
108 aMidpoint = VECTOR2I();
109 }
110}
111
113{
114public:
116 m_board( nullptr )
117 {
118 m_isRuleDriven = false;
119 }
120
121 virtual ~DRC_TEST_PROVIDER_MISC() = default;
122
123 virtual bool Run() override;
124
125 virtual const wxString GetName() const override { return wxT( "miscellaneous" ); };
126
127private:
128 void testOutline();
129 void testDisabledLayers();
130 void testTextVars();
131 void testAssertions();
133
135};
136
137
139{
140 SHAPE_POLY_SET dummyOutline;
141 bool errorHandled = false;
142
143 OUTLINE_ERROR_HANDLER errorHandler =
144 [&]( const wxString& msg, BOARD_ITEM* itemA, BOARD_ITEM* itemB, const VECTOR2I& pt )
145 {
146 errorHandled = true;
147
148 if( m_drcEngine->IsErrorLimitExceeded( DRCE_INVALID_OUTLINE ) )
149 return;
150
151 if( !itemA ) // If we only have a single item, make sure it's A
152 std::swap( itemA, itemB );
153
154 VECTOR2I markerPos = pt;
155 int gap = 0;
156 PCB_SHAPE* shapeA = nullptr;
157 PCB_SHAPE* shapeB = nullptr;
158
159 if( itemA && itemB && itemA->Type() == PCB_SHAPE_T && itemB->Type() == PCB_SHAPE_T )
160 {
161 shapeA = static_cast<PCB_SHAPE*>( itemA );
162 shapeB = static_cast<PCB_SHAPE*>( itemB );
163 }
164 else
165 {
166 findClosestOutlineGap( m_board, shapeA, shapeB, markerPos, gap );
167
168 itemA = shapeA;
169 itemB = shapeB;
170 }
171
172 if( shapeA && shapeB )
173 {
174 VECTOR2I pts0[2] = { shapeA->GetStart(), shapeA->GetEnd() };
175 VECTOR2I pts1[2] = { shapeB->GetStart(), shapeB->GetEnd() };
176
177 SEG::ecoord d[4];
178 d[0] = ( pts0[0] - pts1[0] ).SquaredEuclideanNorm();
179 d[1] = ( pts0[0] - pts1[1] ).SquaredEuclideanNorm();
180 d[2] = ( pts0[1] - pts1[0] ).SquaredEuclideanNorm();
181 d[3] = ( pts0[1] - pts1[1] ).SquaredEuclideanNorm();
182
183 int idx = std::min_element( d, d + 4 ) - d;
184 gap = std::sqrt( d[idx] );
185 markerPos = ( pts0[idx / 2] + pts1[idx % 2] ) / 2;
186 }
187
188 std::shared_ptr<DRC_ITEM> drcItem = DRC_ITEM::Create( DRCE_INVALID_OUTLINE );
189 wxString msg2;
190
191 if( itemA && itemB )
192 msg2.Printf( _( "%s (gap %s)" ), msg, MessageTextFromValue( gap ) );
193 else
194 msg2 = msg;
195
196 drcItem->SetErrorMessage( drcItem->GetErrorText() + wxS( " " ) + msg2 );
197 drcItem->SetItems( itemA, itemB );
198
199 reportViolation( drcItem, markerPos, Edge_Cuts );
200 };
201
202 // Test for very small graphic items (a few nm size) that can create issues
203 // when trying to build the board outlines, and they are not easy to locate on screen.
204 const int minSizeForValideGraphics = pcbIUScale.mmToIU( 0.001 );
205
206 if( !TestBoardOutlinesGraphicItems(m_board, minSizeForValideGraphics, &errorHandler ) )
207 {
208 if( errorHandled )
209 {
210 // if there are invalid items on Edge.Cuts, they are already reported
211 }
212 else
213 {
214 std::shared_ptr<DRC_ITEM> drcItem = DRC_ITEM::Create( DRCE_INVALID_OUTLINE );
215 wxString msg;
216
217 msg.Printf( _( "(Suspicious items found on Edge.Cuts layer)" ) );
218
219 drcItem->SetErrorMessage( drcItem->GetErrorText() + wxS( " " ) + msg );
220 drcItem->SetItems( m_board );
221
222 reportViolation( drcItem, m_board->GetBoundingBox().Centre(), Edge_Cuts );
223 }
224 }
225
226
227 // Use the standard chaining epsilon here so that we report errors that might affect
228 // other tools (such as 3D viewer).
229 int chainingEpsilon = m_board->GetOutlinesChainingEpsilon();
230
231 // Arc to segment approximation error (not critical here: we do not use the outline shape):
232 int maxError = pcbIUScale.mmToIU( 0.05 );
233
234 if( !BuildBoardPolygonOutlines( m_board, dummyOutline, maxError, chainingEpsilon, &errorHandler ) )
235 {
236 if( errorHandled )
237 {
238 // if there is an invalid outline, then there must be an outline
239 }
240 else
241 {
242 std::shared_ptr<DRC_ITEM> drcItem = DRC_ITEM::Create( DRCE_INVALID_OUTLINE );
243 wxString msg;
244
245 msg.Printf( _( "(no edges found on Edge.Cuts layer)" ) );
246
247 drcItem->SetErrorMessage( drcItem->GetErrorText() + wxS( " " ) + msg );
248 drcItem->SetItems( m_board );
249
250 reportViolation( drcItem, m_board->GetBoundingBox().Centre(), Edge_Cuts );
251 }
252 }
253}
254
255
257{
258 const int progressDelta = 2000;
259 int ii = 0;
260 int items = 0;
261
262 auto countItems =
263 [&]( BOARD_ITEM* item ) -> bool
264 {
265 ++items;
266 return true;
267 };
268
269 LSET disabledLayers = LSET( m_board->GetEnabledLayers() ).flip();
270
271 // Perform the test only for copper layers
272 disabledLayers &= LSET::AllCuMask();
273
274 auto checkDisabledLayers =
275 [&]( BOARD_ITEM* item ) -> bool
276 {
277 if( m_drcEngine->IsErrorLimitExceeded( DRCE_DISABLED_LAYER_ITEM ) )
278 return false;
279
280 if( !reportProgress( ii++, items, progressDelta ) )
281 return false;
282
283 PCB_LAYER_ID badLayer = UNDEFINED_LAYER;
284
285 if( item->Type() == PCB_PAD_T )
286 {
287 PAD* pad = static_cast<PAD*>( item );
288
289 if( pad->GetAttribute() == PAD_ATTRIB::SMD
290 || pad->GetAttribute() == PAD_ATTRIB::CONN )
291 {
292 if( disabledLayers.test( pad->GetPrincipalLayer() ) )
293 badLayer = item->GetLayer();
294 }
295 else
296 {
297 // Through hole pad pierces all physical layers.
298 }
299 }
300 else if( item->Type() == PCB_VIA_T )
301 {
302 PCB_VIA* via = static_cast<PCB_VIA*>( item );
303 PCB_LAYER_ID top;
304 PCB_LAYER_ID bottom;
305
306 via->LayerPair( &top, &bottom );
307
308 if( disabledLayers.test( top ) )
309 badLayer = top;
310 else if( disabledLayers.test( bottom ) )
311 badLayer = bottom;
312 }
313 else if( item->Type() == PCB_ZONE_T )
314 {
315 // Footprint zones just get a top/bottom/inner setting, so they're on
316 // whatever inner layers there are.
317 }
318 else
319 {
320 LSET badLayers = disabledLayers & item->GetLayerSet();
321
322 if( badLayers.any() )
323 badLayer = badLayers.Seq().front();
324 }
325
326 if( badLayer != UNDEFINED_LAYER )
327 {
329 wxString msg;
330
331 msg.Printf( _( "(layer %s)" ), LayerName( badLayer ) );
332
333 drcItem->SetErrorMessage( drcItem->GetErrorText() + wxS( " " ) + msg );
334 drcItem->SetItems( item );
335
336 reportViolation( drcItem, item->GetPosition(), UNDEFINED_LAYER );
337 }
338
339 return true;
340 };
341
344}
345
346
348{
349 const int progressDelta = 2000;
350 int ii = 0;
351 int items = 0;
352
353 auto countItems =
354 [&]( BOARD_ITEM* item ) -> bool
355 {
356 ++items;
357 return true;
358 };
359
360 auto checkAssertions =
361 [&]( BOARD_ITEM* item ) -> bool
362 {
363 if( !reportProgress( ii++, items, progressDelta ) )
364 return false;
365
366 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_ASSERTION_FAILURE ) )
367 {
368 m_drcEngine->ProcessAssertions( item,
369 [&]( const DRC_CONSTRAINT* c )
370 {
372 drcItem->SetErrorMessage( drcItem->GetErrorText() + wxS( " (" )
373 + c->GetName() + wxS( ")" ) );
374 drcItem->SetItems( item );
375 drcItem->SetViolatingRule( c->GetParentRule() );
376
377 reportViolation( drcItem, item->GetPosition(), item->GetLayer() );
378 } );
379 }
380
381 return true;
382 };
383
384 forEachGeometryItem( {}, LSET::AllLayersMask(), countItems );
385 forEachGeometryItem( {}, LSET::AllLayersMask(), checkAssertions );
386}
387
388
390{
391 const int progressDelta = 2000;
392 int ii = 0;
393 int items = 0;
394
395 static const std::vector<KICAD_T> itemTypes = {
399 };
400
401 auto testAssertion =
402 [&]( BOARD_ITEM* item, const wxString& text, const VECTOR2I& pos, int layer )
403 {
404 static wxRegEx warningExpr( wxS( "^\\$\\{DRC_WARNING\\s*([^}]*)\\}(.*)$" ) );
405 static wxRegEx errorExpr( wxS( "^\\$\\{DRC_ERROR\\s*([^}]*)\\}(.*)$" ) );
406
407 if( warningExpr.Matches( text ) )
408 {
409 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_GENERIC_WARNING ) )
410 {
411 std::shared_ptr<DRC_ITEM> drcItem = DRC_ITEM::Create( DRCE_GENERIC_WARNING );
412 wxString drcText = warningExpr.GetMatch( text, 1 );
413
414 if( item )
415 drcItem->SetItems( item );
416 else
417 drcText += _( " (in drawing sheet)" );
418
419 drcItem->SetErrorMessage( drcText );
420
421 reportViolation( drcItem, pos, layer );
422 }
423
424 return true;
425 }
426
427 if( errorExpr.Matches( text ) )
428 {
429 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_GENERIC_ERROR ) )
430 {
431 std::shared_ptr<DRC_ITEM> drcItem = DRC_ITEM::Create( DRCE_GENERIC_ERROR );
432 wxString drcText = errorExpr.GetMatch( text, 1 );
433
434 if( item )
435 drcItem->SetItems( item );
436 else
437 drcText += _( " (in drawing sheet)" );
438
439 drcItem->SetErrorMessage( drcText );
440
441 reportViolation( drcItem, pos, layer );
442 }
443
444 return true;
445 }
446
447 return false;
448 };
449
451 [&]( BOARD_ITEM* item ) -> bool
452 {
453 ++items;
454 return true;
455 } );
456
458 [&]( BOARD_ITEM* item ) -> bool
459 {
460 if( m_drcEngine->IsErrorLimitExceeded( DRCE_UNRESOLVED_VARIABLE ) )
461 return false;
462
463 if( !reportProgress( ii++, items, progressDelta ) )
464 return false;
465
466 if( EDA_TEXT* textItem = dynamic_cast<EDA_TEXT*>( item ) )
467 {
468 wxString result = ExpandEnvVarSubstitutions( textItem->GetShownText( true ),
469 nullptr /*project already done*/ );
470
471 if( result.Matches( wxT( "*${*}*" ) ) )
472 {
474 drcItem->SetItems( item );
475
476 reportViolation( drcItem, item->GetPosition(), item->GetLayer() );
477 }
478
479 testAssertion( item, textItem->GetText(), item->GetPosition(), item->GetLayer() );
480 }
481
482 return true;
483 } );
484
485 DS_PROXY_VIEW_ITEM* drawingSheet = m_drcEngine->GetDrawingSheet();
487
488 if( !drawingSheet || m_drcEngine->IsErrorLimitExceeded( DRCE_UNRESOLVED_VARIABLE ) )
489 return;
490
491 drawItems.SetPageNumber( wxT( "1" ) );
492 drawItems.SetSheetCount( 1 );
493 drawItems.SetFileName( wxT( "dummyFilename" ) );
494 drawItems.SetSheetName( wxT( "dummySheet" ) );
495 drawItems.SetSheetLayer( wxT( "dummyLayer" ) );
496 drawItems.SetProject( m_board->GetProject() );
497 drawItems.BuildDrawItemsList( drawingSheet->GetPageInfo(), drawingSheet->GetTitleBlock() );
498
499 for( DS_DRAW_ITEM_BASE* item = drawItems.GetFirst(); item; item = drawItems.GetNext() )
500 {
501 if( m_drcEngine->IsErrorLimitExceeded( DRCE_UNRESOLVED_VARIABLE ) )
502 break;
503
504 if( m_drcEngine->IsCancelled() )
505 return;
506
507 if( DS_DRAW_ITEM_TEXT* text = dynamic_cast<DS_DRAW_ITEM_TEXT*>( item ) )
508 {
509 if( testAssertion( nullptr, text->GetText(), text->GetPosition(), LAYER_DRAWINGSHEET ) )
510 {
511 // Don't run unresolved test
512 }
513 else if( text->GetShownText( true ).Matches( wxT( "*${*}*" ) ) )
514 {
515 std::shared_ptr<DRC_ITEM> drcItem = DRC_ITEM::Create( DRCE_UNRESOLVED_VARIABLE );
516 drcItem->SetItems( drawingSheet );
517
518 reportViolation( drcItem, text->GetPosition(), LAYER_DRAWINGSHEET );
519 }
520 }
521 }
522}
523
524
526{
527 if( !m_board->GetProject() )
528 return;
529
530 std::shared_ptr<NET_SETTINGS> netSettings = m_board->GetProject()->GetProjectFile().NetSettings();
531 const std::shared_ptr<TUNING_PROFILES> tuningProfiles =
532 m_board->GetProject()->GetProjectFile().TuningProfileParameters();
533
534 std::set<wxString> profileNames;
535 std::ranges::for_each( tuningProfiles->GetTuningProfiles(),
536 [&profileNames]( const TUNING_PROFILE& tuningProfile )
537 {
538 if( const wxString name = tuningProfile.m_ProfileName; name != wxEmptyString )
539 profileNames.insert( name );
540 } );
541
542 for( const auto& [name, netclass] : netSettings->GetNetclasses() )
543 {
544 if( m_drcEngine->IsErrorLimitExceeded( DRCE_MISSING_TUNING_PROFILE ) )
545 return;
546
547 const wxString profileName = netclass->GetTuningProfile();
548
549 if( netclass->HasTuningProfile() && !profileNames.contains( profileName ) )
550 {
552 wxString errMsg = wxString::Format( "%s (Net Class: %s, Tuning Profile: %s)", drcItem->GetErrorText(), name,
553 profileName );
554 drcItem->SetErrorMessage( errMsg );
555
557 }
558 }
559}
560
561
563{
564 m_board = m_drcEngine->GetBoard();
565
566 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_INVALID_OUTLINE ) )
567 {
568 if( !reportPhase( _( "Checking board outline..." ) ) )
569 return false; // DRC cancelled
570
571 testOutline();
572 }
573
574 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_DISABLED_LAYER_ITEM ) )
575 {
576 if( !reportPhase( _( "Checking disabled layers..." ) ) )
577 return false; // DRC cancelled
578
580 }
581
582 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_UNRESOLVED_VARIABLE ) )
583 {
584 if( !reportPhase( _( "Checking text variables..." ) ) )
585 return false; // DRC cancelled
586
587 testTextVars();
588 }
589
590 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_ASSERTION_FAILURE )
591 || !m_drcEngine->IsErrorLimitExceeded( DRCE_GENERIC_WARNING )
592 || !m_drcEngine->IsErrorLimitExceeded( DRCE_GENERIC_ERROR ) )
593 {
594 if( !reportPhase( _( "Checking assertions..." ) ) )
595 return false; // DRC cancelled
596
598 }
599
600 if( !m_drcEngine->IsErrorLimitExceeded( DRCE_MISSING_TUNING_PROFILE ) )
601 {
602 if( !reportPhase( _( "Checking for missing tuning profiles..." ) ) )
603 return false; // DRC cancelled
604
606 }
607
608 return !m_drcEngine->IsCancelled();
609}
610
611
612namespace detail
613{
615}
const char * name
constexpr EDA_IU_SCALE pcbIUScale
Definition base_units.h:112
BASE_SET & flip(size_t pos)
Definition base_set.h:160
A base class for any item which can be embedded within the BOARD container class, and therefore insta...
Definition board_item.h:79
virtual PCB_LAYER_ID GetLayer() const
Return the primary layer this item is on.
Definition board_item.h:232
Information pertinent to a Pcbnew printed circuit board.
Definition board.h:322
int GetCount() const
Return the number of objects in the list.
Definition collector.h:83
wxString GetName() const
Definition drc_rule.h:174
DRC_RULE * GetParentRule() const
Definition drc_rule.h:170
static std::shared_ptr< DRC_ITEM > Create(int aErrorCode)
Constructs a DRC_ITEM for the given error code.
Definition drc_item.cpp:384
virtual const wxString GetName() const override
virtual ~DRC_TEST_PROVIDER_MISC()=default
virtual bool Run() override
Run this provider against the given PCB with configured options (if any).
virtual bool reportPhase(const wxString &aStageName)
int forEachGeometryItem(const std::vector< KICAD_T > &aTypes, const LSET &aLayers, const std::function< bool(BOARD_ITEM *)> &aFunc)
void reportViolation(std::shared_ptr< DRC_ITEM > &item, const VECTOR2I &aMarkerPos, int aMarkerLayer, const std::function< void(PCB_MARKER *)> &aPathGenerator=[](PCB_MARKER *){})
static std::vector< KICAD_T > s_allBasicItems
virtual bool reportProgress(size_t aCount, size_t aSize, size_t aDelta=1)
Base class to handle basic graphic items.
Store the list of graphic items: rect, lines, polygons and texts to draw/plot the title block and fra...
DS_DRAW_ITEM_BASE * GetFirst()
void BuildDrawItemsList(const PAGE_INFO &aPageInfo, const TITLE_BLOCK &aTitleBlock)
Drawing or plot the drawing sheet.
void SetFileName(const wxString &aFileName)
Set the filename to draw/plot.
void SetSheetName(const wxString &aSheetName)
Set the sheet name to draw/plot.
void SetSheetLayer(const wxString &aSheetLayer)
Set the sheet layer to draw/plot.
void SetSheetCount(int aSheetCount)
Set the value of the count of sheets, for basic inscriptions.
void SetPageNumber(const wxString &aPageNumber)
Set the value of the sheet number.
DS_DRAW_ITEM_BASE * GetNext()
void SetProject(const PROJECT *aProject)
A graphic text.
virtual VECTOR2I GetPosition() const
Definition eda_item.h:272
const VECTOR2I & GetEnd() const
Return the ending point of the graphic.
Definition eda_shape.h:215
const VECTOR2I & GetStart() const
Return the starting point of the graphic.
Definition eda_shape.h:173
A mix-in class (via multiple inheritance) that handles texts such as labels, parts,...
Definition eda_text.h:80
LSET is a set of PCB_LAYER_IDs.
Definition lset.h:37
LSEQ Seq(const LSEQ &aSequence) const
Return an LSEQ from the union of this LSET and a desired sequence.
Definition lset.cpp:296
static const LSET & AllLayersMask()
Definition lset.cpp:624
static LSET AllCuMask()
return AllCuMask( MAX_CU_LAYERS );
Definition lset.cpp:591
Definition pad.h:54
PCB_LAYER_ID GetLayer() const override
Return the primary layer this item is on.
Definition pcb_shape.h:71
Collect all BOARD_ITEM objects of a given set of KICAD_T type(s).
Definition collectors.h:521
void Collect(BOARD_ITEM *aBoard, const std::vector< KICAD_T > &aTypes)
Collect BOARD_ITEM objects using this class's Inspector method, which does the collection.
VECTOR2I::extended_type ecoord
Definition seg.h:44
Represent a set of closed polygons.
wxString MessageTextFromValue(double aValue, bool aAddUnitLabel=true, EDA_DATA_TYPE aType=EDA_DATA_TYPE::DISTANCE) const
A lower-precision version of StringFromValue().
const wxString ExpandEnvVarSubstitutions(const wxString &aString, const PROJECT *aProject)
Replace any environment variable & text variable references with their values.
Definition common.cpp:365
#define FOR_ERC_DRC
Expand '${var-name}' templates in text.
Definition common.h:91
bool TestBoardOutlinesGraphicItems(BOARD *aBoard, int aMinDist, OUTLINE_ERROR_HANDLER *aErrorHandler)
Test a board graphic items on edge cut layer for validity.
bool BuildBoardPolygonOutlines(BOARD *aBoard, SHAPE_POLY_SET &aOutlines, int aErrorMax, int aChainingEpsilon, OUTLINE_ERROR_HANDLER *aErrorHandler, bool aAllowUseArcsInPolygons)
Extract the board outlines and build a closed polygon from lines, arcs and circle items on edge cut l...
const std::function< void(const wxString &msg, BOARD_ITEM *itemA, BOARD_ITEM *itemB, const VECTOR2I &pt)> OUTLINE_ERROR_HANDLER
@ DRCE_DISABLED_LAYER_ITEM
Definition drc_item.h:72
@ DRCE_INVALID_OUTLINE
Definition drc_item.h:73
@ DRCE_GENERIC_ERROR
Definition drc_item.h:91
@ DRCE_MISSING_TUNING_PROFILE
Definition drc_item.h:113
@ DRCE_UNRESOLVED_VARIABLE
Definition drc_item.h:88
@ DRCE_ASSERTION_FAILURE
Definition drc_item.h:89
@ DRCE_GENERIC_WARNING
Definition drc_item.h:90
static void findClosestOutlineGap(BOARD *aBoard, PCB_SHAPE *&aItemA, PCB_SHAPE *&aItemB, VECTOR2I &aMidpoint, int &aDistance)
#define _(s)
wxString LayerName(int aLayer)
Returns the default display name for a given layer.
Definition layer_id.cpp:31
@ LAYER_DRAWINGSHEET
Sheet frame and title block.
Definition layer_ids.h:278
PCB_LAYER_ID
A quick note on layer IDs:
Definition layer_ids.h:60
@ Edge_Cuts
Definition layer_ids.h:112
@ UNDEFINED_LAYER
Definition layer_ids.h:61
static DRC_REGISTER_TEST_PROVIDER< DRC_TEST_PROVIDER_ANNULAR_WIDTH > dummy
@ SMD
Smd pad, appears on the solder paste layer (default)
Definition padstack.h:83
@ CONN
Like smd, does not appear on the solder paste layer (default) Note: also has a special attribute in G...
Definition padstack.h:84
Represents a single line in the tuning profile configuration grid.
wxString result
Test unit parsing edge cases and error handling.
@ PCB_SHAPE_T
class PCB_SHAPE, a segment not on copper layers
Definition typeinfo.h:88
@ PCB_VIA_T
class PCB_VIA, a via (like a track segment on a copper layer)
Definition typeinfo.h:97
@ PCB_TEXTBOX_T
class PCB_TEXTBOX, wrapped text on a layer
Definition typeinfo.h:93
@ PCB_ZONE_T
class ZONE, a copper pour area
Definition typeinfo.h:108
@ PCB_TEXT_T
class PCB_TEXT, text on a layer
Definition typeinfo.h:92
@ PCB_FIELD_T
class PCB_FIELD, text associated with a footprint property
Definition typeinfo.h:90
@ PCB_TABLECELL_T
class PCB_TABLECELL, PCB_TEXTBOX for use in tables
Definition typeinfo.h:95
@ PCB_PAD_T
class PAD, a pad in a footprint
Definition typeinfo.h:87
@ PCB_DIMENSION_T
class PCB_DIMENSION_BASE: abstract dimension meta-type
Definition typeinfo.h:100
VECTOR2< int32_t > VECTOR2I
Definition vector2d.h:695