139                    const wxString& aName = wxEmptyString ) :
 
 
  181                return wxString::Format( 
_( 
"rule '%s'" ), 
m_parentRule->m_Name );
 
 
  201        return m_options.test( 
static_cast<std::size_t
>( option ) );
 
 
 
  224                                     wxString* aRuleName = 
nullptr );
 
A base class for any item which can be embedded within the BOARD container class, and therefore insta...
 
DRC_RULE_CONDITION * m_Test
 
SEVERITY GetSeverity() const
 
void SetOption(OPTIONS option)
 
void SetParentRule(DRC_RULE *aParentRule)
 
MINOPTMAX< int > & Value()
 
const MINOPTMAX< int > & GetValue() const
 
ZONE_CONNECTION m_ZoneConnection
 
void SetName(const wxString &aName)
 
void SetOptionsFromOther(const DRC_CONSTRAINT &aOther)
 
bool GetOption(OPTIONS option) const
 
DRC_RULE * GetParentRule() const
 
void ClearOption(OPTIONS option)
 
DRC_CONSTRAINT(DRC_CONSTRAINT_T aType=NULL_CONSTRAINT, const wxString &aName=wxEmptyString)
 
std::bitset< static_cast< int >(OPTIONS::NUM_OPTIONS)> m_options
 
DRC_RULE_CONDITION * m_Condition
 
virtual bool AppliesTo(const BOARD_ITEM *a, const BOARD_ITEM *b=nullptr) const
 
std::vector< DRC_CONSTRAINT > m_Constraints
 
void AddConstraint(DRC_CONSTRAINT &aConstraint)
 
std::optional< DRC_CONSTRAINT > FindConstraint(DRC_CONSTRAINT_T aType)
 
LSET is a set of PCB_LAYER_IDs.
 
const DRC_CONSTRAINT * GetConstraint(const BOARD_ITEM *aItem, const BOARD_ITEM *bItem, int aConstraint, PCB_LAYER_ID aLayer, wxString *aRuleName=nullptr)
 
constexpr int DRC_DISALLOW_BB_VIAS
 
@ DRC_DISALLOW_BURIED_VIAS
 
@ DRC_DISALLOW_BLIND_VIAS
 
@ DRC_DISALLOW_THROUGH_VIAS
 
@ DRC_DISALLOW_FOOTPRINTS
 
@ DRC_DISALLOW_MICRO_VIAS
 
@ ANNULAR_WIDTH_CONSTRAINT
 
@ BRIDGED_MASK_CONSTRAINT
 
@ COURTYARD_CLEARANCE_CONSTRAINT
 
@ VIA_DIAMETER_CONSTRAINT
 
@ ZONE_CONNECTION_CONSTRAINT
 
@ DIFF_PAIR_GAP_CONSTRAINT
 
@ VIA_DANGLING_CONSTRAINT
 
@ SILK_CLEARANCE_CONSTRAINT
 
@ EDGE_CLEARANCE_CONSTRAINT
 
@ MIN_RESOLVED_SPOKES_CONSTRAINT
 
@ TRACK_SEGMENT_LENGTH_CONSTRAINT
 
@ TEXT_THICKNESS_CONSTRAINT
 
@ PHYSICAL_HOLE_CLEARANCE_CONSTRAINT
 
@ THERMAL_SPOKE_WIDTH_CONSTRAINT
 
@ CONNECTION_WIDTH_CONSTRAINT
 
@ THERMAL_RELIEF_GAP_CONSTRAINT
 
@ MAX_UNCOUPLED_CONSTRAINT
 
@ HOLE_CLEARANCE_CONSTRAINT
 
@ SOLDER_PASTE_ABS_MARGIN_CONSTRAINT
 
@ SOLDER_MASK_EXPANSION_CONSTRAINT
 
@ DIFF_PAIR_INTRA_SKEW_CONSTRAINT
 
@ PHYSICAL_CLEARANCE_CONSTRAINT
 
@ SOLDER_PASTE_REL_MARGIN_CONSTRAINT
 
@ HOLE_TO_HOLE_CONSTRAINT
 
constexpr int DRC_DISALLOW_VIAS
 
PCB_LAYER_ID
A quick note on layer IDs:
 
ZONE_CONNECTION
How pads are covered by copper in zone.