KiCad PCB EDA Suite
Loading...
Searching...
No Matches
test_drc_regressions.cpp
Go to the documentation of this file.
1/*
2 * This program source code file is part of KiCad, a free EDA CAD application.
3 *
4 * Copyright The KiCad Developers, see AUTHORS.txt for contributors.
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, you may find one here:
18 * http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
19 * or you may search the http://www.gnu.org website for the version 2 license,
20 * or you may write to the Free Software Foundation, Inc.,
21 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
22 */
23
26#include <board.h>
28#include <drc/drc_engine.h>
29#include <pad.h>
30#include <pcb_track.h>
31#include <pcb_marker.h>
32#include <footprint.h>
33#include <drc/drc_engine.h>
34#include <drc/drc_item.h>
37
38
40{
43
45 std::unique_ptr<BOARD> m_board;
46};
47
48
50{
51 // These documents at one time flagged DRC errors that they shouldn't have.
52
53 std::vector<wxString> tests =
54 {
55 "issue4139", // DRC fails wrongly with minimally-spaced pads at 45 degree
56 "issue4774", // Shape collisions missing SH_POLY_SET
57 "issue5978", // Hole clearance violation with non-copper pad
58 "issue5990", // DRC flags a board edge clearance violation although the clearance is respected
59 "issue6443", // Wrong DRC and rendering of THT pads with selective inner copper layers
60 "issue7567", // DRC constraint to disallow holes gets SMD pads also
61 "issue7975", // Differential pair gap out of range fault by DRC
62 "issue8407", // PCBNEW: Arc for diff pair has clearance DRC error
63 "issue10906", // Soldermask bridge for only one object
64 "issue11814", // Bad cache hit in isInsideArea
65 "issue12609", // Arc collison edge case
66 "issue14412", // Solder mask bridge between pads in a net-tie pad group
67 "issue15280", // Very wide spokes mis-counted as being single spoke
68 "issue14008", // Net-tie clearance error
69 "issue17967/issue17967", // Arc dp coupling
70 "issue18203", // DRC error due to colliding arc and circle
71 "issue18839", // False positive board edge clearance between concentric arcs
72 "unconnected-netnames/unconnected-netnames", // Raised false schematic partity error
73 "net_tie_drc" // Net tie bridging soldermask DRC test
74 };
75
76 for( const wxString& relPath : tests )
77 {
78 KI_TEST::LoadBoard( m_settingsManager, relPath, m_board );
79 // Do not refill zones here because this is testing the DRC engine, not the zone filler
80
81 std::vector<DRC_ITEM> violations;
82 BOARD_DESIGN_SETTINGS& bds = m_board->GetDesignSettings();
83
84 // Disable DRC tests not useful or not handled in this testcase
89 // These DRC tests are not useful and do not work because they need a footprint library
90 // associated to the board
93
95 [&]( const std::shared_ptr<DRC_ITEM>& aItem, const VECTOR2I& aPos, int aLayer,
96 const std::function<void( PCB_MARKER* )>& aPathGenerator )
97 {
98 if( bds.GetSeverity( aItem->GetErrorCode() ) == SEVERITY::RPT_SEVERITY_ERROR )
99 violations.push_back( *aItem );
100 } );
101
102 bds.m_DRCEngine->RunTests( EDA_UNITS::MM, true, false );
103
104 if( violations.empty() )
105 {
106 BOOST_CHECK_EQUAL( 1, 1 ); // quiet "did not check any assertions" warning
107 BOOST_TEST_MESSAGE( wxString::Format( "DRC regression: %s, passed", relPath ) );
108 }
109 else
110 {
111 UNITS_PROVIDER unitsProvider( pcbIUScale, EDA_UNITS::INCH );
112
113 wxString report;
114 std::map<KIID, EDA_ITEM*> itemMap;
115 m_board->FillItemMap( itemMap );
116
117 for( const DRC_ITEM& item : violations )
118 report += item.ShowReport( &unitsProvider, RPT_SEVERITY_ERROR, itemMap );
119
120 BOOST_ERROR( wxString::Format( "DRC regression: %s\n"
121 "%d violations found (expected 0)\n"
122 "%s",
123 relPath,
124 (int) violations.size(),
125 report ) );
126 }
127 }
128}
129
130
132{
133 // These documents at one time failed to catch DRC errors that they should have
134
135 std::map<int, SEVERITY> issue19325_ignore, issue22102_ignore;
139
140 std::vector<std::tuple<wxString, int, decltype(BOARD_DESIGN_SETTINGS::m_DRCSeverities)>> tests =
141 {
142 { "issue1358", 2, {} },
143 { "issue2512", 5, {} },
144 { "issue2528", 1, {} },
145 { "issue5750", 4, {} }, // Shorting zone fills pass DRC in some cases
146 { "issue5854", 3, {} },
147 { "issue6879", 6, {} },
148 { "issue6945", 2, {} },
149 { "issue7241", 1, {} },
150 { "issue7267", 5, {} },
151 { "issue7325", 2, {} },
152 { "issue8003", 2, {} },
153 { "issue9081", 2, {} },
154 { "issue12109", 8, {} }, // Pads fail annular width test
155 { "issue14334", 2, {} }, // Thermal spoke to otherwise unconnected island
156 { "issue16566", 6, {} }, // Pad_Shape vs Shape property
157 { "issue18142", 1, {} }, // blind/buried via to micro-via hole-to-hole
158 { "reverse_via", 3, {} }, // Via/track ordering
159 { "intersectingzones", 1, {} }, // zones are too close to each other
160 { "fill_bad", 1, {} }, // zone max BBox was too small
161 { "issue18878", 12, {} }, // Updated: fix reports all cross-net mask bridge pairs
162 { "issue19325/issue19325", 4, issue19325_ignore }, // Overlapping pad annular ring calculation
163 { "issue22102", 2, issue22102_ignore }, // arc-to-rect collision; colocated arcs collision
164 };
165
166 for( const auto& [testName, expectedErrors, customSeverities] : tests )
167 {
168 KI_TEST::LoadBoard( m_settingsManager, testName, m_board );
169 // Do not refill zones here because this is testing the DRC engine, not the zone filler
170
171 std::vector<PCB_MARKER> markers;
172 std::vector<DRC_ITEM> violations;
173 BOARD_DESIGN_SETTINGS& bds = m_board->GetDesignSettings();
174
175 // Disable DRC tests not useful in this testcase
179
180 for(const auto [test, severity] : customSeverities)
181 bds.m_DRCSeverities[test] = severity;
182
184 [&]( const std::shared_ptr<DRC_ITEM>& aItem, const VECTOR2I& aPos, int aLayer,
185 const std::function<void( PCB_MARKER* )>& aPathGenerator )
186 {
187 markers.emplace_back( PCB_MARKER( aItem, aPos ) );
188
189 if( bds.m_DrcExclusions.find( markers.back().SerializeToString() )
190 == bds.m_DrcExclusions.end() )
191 {
192 violations.push_back( *aItem );
193 }
194 } );
195
196 bds.m_DRCEngine->RunTests( EDA_UNITS::MM, true, false );
197
198 if( violations.size() == expectedErrors )
199 {
200 BOOST_CHECK_EQUAL( 1, 1 ); // quiet "did not check any assertions" warning
201 BOOST_TEST_MESSAGE( wxString::Format( "DRC regression: %s, passed", testName ) );
202 }
203 else
204 {
205 UNITS_PROVIDER unitsProvider( pcbIUScale, EDA_UNITS::INCH );
206
207 wxString report;
208 std::map<KIID, EDA_ITEM*> itemMap;
209 m_board->FillItemMap( itemMap );
210
211 for( const DRC_ITEM& item : violations )
212 report += item.ShowReport( &unitsProvider, RPT_SEVERITY_ERROR, itemMap );
213
214 BOOST_ERROR( wxString::Format( "DRC regression: %s\n"
215 "%d violations found (expected %d)\n"
216 "%s",
217 testName,
218 (int) violations.size(),
219 expectedErrors,
220 report ) );
221 }
222 }
223}
224
225
226BOOST_FIXTURE_TEST_CASE( DRCZoneFalsePositiveRegressions, DRC_REGRESSION_TEST_FIXTURE )
227{
228 // These documents at one time flagged DRC errors that they shouldn't have.
229 // These tests require zone filling to properly test the DRC checks.
230
231 std::vector<wxString> tests =
232 {
233 "issue19090/issue19090", // Copper graphic shapes count as thermal spoke connections
234 };
235
236 for( const wxString& relPath : tests )
237 {
238 KI_TEST::LoadBoard( m_settingsManager, relPath, m_board );
239 KI_TEST::FillZones( m_board.get() );
240
241 std::vector<DRC_ITEM> violations;
242 BOARD_DESIGN_SETTINGS& bds = m_board->GetDesignSettings();
243
244 // Disable DRC tests not useful or not handled in this testcase
250
251 // Ensure starved thermal is enabled for this test
253
255 [&]( const std::shared_ptr<DRC_ITEM>& aItem, const VECTOR2I& aPos, int aLayer,
256 const std::function<void( PCB_MARKER* )>& aPathGenerator )
257 {
258 if( bds.GetSeverity( aItem->GetErrorCode() ) == SEVERITY::RPT_SEVERITY_ERROR )
259 violations.push_back( *aItem );
260 } );
261
262 bds.m_DRCEngine->RunTests( EDA_UNITS::MM, true, false );
263
264 if( violations.empty() )
265 {
266 BOOST_CHECK_EQUAL( 1, 1 ); // quiet "did not check any assertions" warning
267 BOOST_TEST_MESSAGE( wxString::Format( "DRC zone regression: %s, passed", relPath ) );
268 }
269 else
270 {
271 UNITS_PROVIDER unitsProvider( pcbIUScale, EDA_UNITS::INCH );
272
273 wxString report;
274 std::map<KIID, EDA_ITEM*> itemMap;
275 m_board->FillItemMap( itemMap );
276
277 for( const DRC_ITEM& item : violations )
278 report += item.ShowReport( &unitsProvider, RPT_SEVERITY_ERROR, itemMap );
279
280 BOOST_ERROR( wxString::Format( "DRC zone regression: %s\n"
281 "%d violations found (expected 0)\n"
282 "%s",
283 relPath,
284 (int) violations.size(),
285 report ) );
286 }
287 }
288}
constexpr EDA_IU_SCALE pcbIUScale
Definition base_units.h:112
Container for design settings for a BOARD object.
std::map< int, SEVERITY > m_DRCSeverities
std::shared_ptr< DRC_ENGINE > m_DRCEngine
std::set< wxString > m_DrcExclusions
SEVERITY GetSeverity(int aDRCErrorCode)
void RunTests(EDA_UNITS aUnits, bool aReportAllTrackErrors, bool aTestFootprints, BOARD_COMMIT *aCommit=nullptr)
Run the DRC tests.
void SetViolationHandler(DRC_VIOLATION_HANDLER aHandler)
Set an optional DRC violation handler (receives DRC_ITEMs and positions).
Definition drc_engine.h:167
@ DRCE_UNCONNECTED_ITEMS
Definition drc_item.h:40
@ DRCE_LIB_FOOTPRINT_ISSUES
Definition drc_item.h:83
@ DRCE_INVALID_OUTLINE
Definition drc_item.h:73
@ DRCE_STARVED_THERMAL
Definition drc_item.h:50
@ DRCE_DRILLED_HOLES_TOO_CLOSE
Definition drc_item.h:53
@ DRCE_COPPER_SLIVER
Definition drc_item.h:93
@ DRCE_DANGLING_TRACK
Definition drc_item.h:52
@ DRCE_LIB_FOOTPRINT_MISMATCH
Definition drc_item.h:84
void LoadBoard(SETTINGS_MANAGER &aSettingsManager, const wxString &aRelPath, std::unique_ptr< BOARD > &aBoard)
void FillZones(BOARD *m_board)
@ RPT_SEVERITY_ERROR
@ RPT_SEVERITY_IGNORE
BOOST_FIXTURE_TEST_CASE(DRCFalsePositiveRegressions, DRC_REGRESSION_TEST_FIXTURE)
BOOST_TEST_MESSAGE("Polyline has "<< chain.PointCount()<< " points")
BOOST_CHECK_EQUAL(result, "25.4")
VECTOR2< int32_t > VECTOR2I
Definition vector2d.h:695