KiCad PCB EDA Suite
Loading...
Searching...
No Matches
PATH_OPTIMISATIONS Struct Reference

Struct to control which optimisations the length calculation code runs on the given path objects. More...

#include <length_delay_calculation.h>

Public Attributes

bool OptimiseVias = false
 Optimise vias for electrical length calculations, including effective via span and trace clipping inside via pads.
 
bool MergeTracks = false
 Merges all contiguous (end-to-end, same layer) tracks.
 
bool OptimiseTracesInPads = false
 Optimises the electrical length of tracks within pads.
 
bool InferViaInPad = false
 Determines if there is a via-in-pad present on the board but not in the item set.
 

Detailed Description

Struct to control which optimisations the length calculation code runs on the given path objects.

This is required as some call sites (e.g. PNS) run their own path optimisation, whereas others (e.g. Net Inspector) do not.

Definition at line 72 of file length_delay_calculation.h.

Member Data Documentation

◆ InferViaInPad

bool PATH_OPTIMISATIONS::InferViaInPad = false

Determines if there is a via-in-pad present on the board but not in the item set.

This condition can arise from the PNS meander placer. TODO (JJ): This can be fixed in the router

Definition at line 90 of file length_delay_calculation.h.

Referenced by LENGTH_DELAY_CALCULATION::CalculateLengthDetails().

◆ MergeTracks

bool PATH_OPTIMISATIONS::MergeTracks = false

Merges all contiguous (end-to-end, same layer) tracks.

Definition at line 79 of file length_delay_calculation.h.

Referenced by LENGTH_DELAY_CALCULATION::CalculateLengthDetails().

◆ OptimiseTracesInPads

bool PATH_OPTIMISATIONS::OptimiseTracesInPads = false

Optimises the electrical length of tracks within pads.

Note that the track must terminate at the trace anchor point to be considered for optimisation. Will require MergeTracks if used with a non-contiguous item set.

Definition at line 85 of file length_delay_calculation.h.

Referenced by LENGTH_DELAY_CALCULATION::CalculateLengthDetails().

◆ OptimiseVias

bool PATH_OPTIMISATIONS::OptimiseVias = false

Optimise vias for electrical length calculations, including effective via span and trace clipping inside via pads.

Definition at line 76 of file length_delay_calculation.h.

Referenced by LENGTH_DELAY_CALCULATION::CalculateLengthDetails().


The documentation for this struct was generated from the following file: