KiCad PCB EDA Suite
Loading...
Searching...
No Matches
SCH_CONNECTIVITY::SLOT_INPUT Struct Reference

One bus member as a node of the signal stratum. More...

#include <conn_bindings.h>

Public Member Functions

bool operator== (const SLOT_INPUT &) const =default
 

Public Attributes

SLOT_KEY key
 Source item of the declaring claim and the leaf ordinal in its schema.
 
CLAIM claim
 PRIORITY::BUS_MEMBER claim with the leaf name and the path of its owning claim.
 
NAME_ID localName = INVALID_ID
 Group path and leaf local name joined with dots.
 
std::vector< NAME_KEYedges
 Sheet name keys that always join this slot.
 
std::vector< NAME_KEYparentEdges
 Parent-sheet names from a driving sheet pin, which join only names a signal record already claims.
 
std::vector< NAME_IDparentNetclasses
 Netclasses of the bus component.
 
NODE_ID parentBundle = INVALID_ID
 Anchor node of the bus component.
 

Detailed Description

One bus member as a node of the signal stratum.

BindBundle() makes one slot for each leaf of the canonical claim and one extra slot for each leaf of another claim that does not align, except for a sheet pin that neither drives its island nor reaches a child label. SignalNodes() joins the slot to the signal records that claim the same name keys.

Definition at line 34 of file conn_bindings.h.

Member Function Documentation

◆ operator==()

bool SCH_CONNECTIVITY::SLOT_INPUT::operator== ( const SLOT_INPUT & ) const
default

Member Data Documentation

◆ claim

CLAIM SCH_CONNECTIVITY::SLOT_INPUT::claim

PRIORITY::BUS_MEMBER claim with the leaf name and the path of its owning claim.

Definition at line 37 of file conn_bindings.h.

Referenced by SCH_CONNECTIVITY::BindBundle(), and SCH_CONNECTIVITY::PUBLICATION::Update().

◆ edges

std::vector<NAME_KEY> SCH_CONNECTIVITY::SLOT_INPUT::edges

Sheet name keys that always join this slot.

Definition at line 41 of file conn_bindings.h.

Referenced by SCH_CONNECTIVITY::BindBundle().

◆ key

SLOT_KEY SCH_CONNECTIVITY::SLOT_INPUT::key

Source item of the declaring claim and the leaf ordinal in its schema.

Definition at line 36 of file conn_bindings.h.

Referenced by SCH_CONNECTIVITY::BindBundle(), SCH_CONNECTIVITY::PUBLICATION::Update(), and SCH_CONNECTIVITY::SLOT_STORE::Update().

◆ localName

NAME_ID SCH_CONNECTIVITY::SLOT_INPUT::localName = INVALID_ID

Group path and leaf local name joined with dots.

Publication uses it to name group members.

Definition at line 40 of file conn_bindings.h.

Referenced by SCH_CONNECTIVITY::BindBundle(), and SCH_CONNECTIVITY::PUBLICATION::Update().

◆ parentBundle

NODE_ID SCH_CONNECTIVITY::SLOT_INPUT::parentBundle = INVALID_ID

Anchor node of the bus component.

Definition at line 46 of file conn_bindings.h.

Referenced by SCH_CONNECTIVITY::BindBundle(), SCH_CONNECTIVITY::PUBLICATION::Update(), and SCH_CONNECTIVITY::SLOT_STORE::Update().

◆ parentEdges

std::vector<NAME_KEY> SCH_CONNECTIVITY::SLOT_INPUT::parentEdges

Parent-sheet names from a driving sheet pin, which join only names a signal record already claims.

Definition at line 44 of file conn_bindings.h.

Referenced by SCH_CONNECTIVITY::BindBundle().

◆ parentNetclasses

std::vector<NAME_ID> SCH_CONNECTIVITY::SLOT_INPUT::parentNetclasses

Netclasses of the bus component.

Definition at line 45 of file conn_bindings.h.

Referenced by SCH_CONNECTIVITY::BindBundle().


The documentation for this struct was generated from the following file: